Parametric Reliability Analysis of No-Underfill Flip Chip Package

Kuo-Ning Chiang, Zheng-Nan Liu, Ji-Tang Peng

Abstract
This research proposes a parametric analysis for a flip chip package with a constraint-layer structure. Previous research has shown that flip-chip type packages with organic substrates require underfill for achieving adequate reliability life. Although underfill encapsulant is needed to improve the reliability of flip chip solder joint interconnects, it will also increase the difficulty of reworkability, increase the packaging cost and decrease the manufacturing throughput. This research is based on the fact that if the thermal mismatch between the silicon die and the organic substrate could be minimized, then the reliability of the solder joint could be accordingly enhanced. This research proposes a structure using a ceramic-like material with CTE close to silicon, mounted on the backside of the substrate to constrain the thermal expansion of the organic substrate. The ceramic-like material could reduce the thermal mismatch between silicon die and substrate, thereby enhancing the reliability life of the solder joint. Furthermore, in order to achieve better reliability design of this flip chip package, a parametric analysis using finite element analysis is performed for package design. The design parameters of the flip chip package include die size, substrate size/material, and constraint-layer size/material, etc. The results show that this constraint-layer structure could make the solder joints of the package achieve the same range of reliability as the conventional underfill material. More importantly, the flip chip package without underfill material could easily solve the reworkbility problem, enhance the thermal dissipation capability and also improve the manufacturing throughput.

Keywords: Parametric Analysis, Reworkability, Flip Chip, Constraint Layer, CTE, Ceramic-like, Reliability, Underfill.

Introduction
Flip chip and wafer level packaging technologies currently attract increasing attention from the electronics packaging industry due to their good thermal performance, smaller size, lower profile, lighter weight, higher I/O density, etc. Conventionally, flip chip packages used an underfill encapsulant to reduce the strain of the solder joints between the IC chip and its substrate. This encapsulant not only provides dramatic reliability enhancement with minimal impact on the flip chip manufacturing process flow, but also extends to a variety of organic substrate materials, resulting a ten to hundred-fold improvement in reliability compared to a flip chip package without underfilling. However, the major shortcoming posed by the underfilling process remains unresolved, such as, significantly increased difficulty of reworkability and the decrease of manufacturing throughput. To solve these problems, the main goal of this research is to develop an improved flip-chip package by eliminating the underfill material. This new packaging structure could not only maintain high reliability and low cost as the conventional flip chip packages but also could provide high process throughput, better thermal performance and high reworkbility characteristics.

There has been substantial research on the flip chip package with underfill material for the past years. The influence of soldering and encapsulant processing conditions and materials on the reliability of flip chip on board structure is discussed by Giesler et al. [1]. The impact of under-filler particles on reliability of flip-chip interconnects has been discussed by Darha el al. [2]. They conducted parametric analytical studies to investigate whether the reliability of flip-chip interconnects is affected by inhomogeneities in the underfill, such as the setting of filler particles. The effect of underfill on the level of stress concentration is investigated by Madenci et al. [3] They identified the possible failure sites of a flip chip package by using a global/local finite element approach. Furthermore, a no-flow underfill for low-cost flip-chip package has been developed by the Georgia Institute of Technology [4]. This new assembly technology is more cost-effective due to simplification of the process; however, the difficulty of reworkbility and the reduction of manufacturing throughput are not yet fully resolved. All of these researches have shown that in order to maintain good reliability of solder joints, the underfill is a necessary structure for conventional flip chip packages.

This work studies a flip chip package using a CTE constrained material on the backside of the substrate instead of using a conventional underfill process. The results of finite element analysis show that this new flip chip package with an adequate structural configuration could significantly improve reworkbility, increase manufacturing throughput, and enhance thermal performance, while still maintaining the same package reliability life as the underfilled flip chip structure.

Finite element analysis has been generally accepted by the electronics packaging research communities. Many structural/material behaviors of electronic packages are
material/geometrically nonlinear, thermally dependent, strain rate dependent, time dependent (creep/relaxation) and even size, layout and process dependent. Therefore it is unlikely to set all of the nonlinear material properties as inputs for finite element analysis. Thus, one needs to carefully examine the analysis methodologies, procedures, mechanics/numerical algorithm selection, geometry configuration, boundary conditions and loading condition, etc. Usually, parametric analysis with 2D/3D finite element nonlinear analysis is quite feasible for electronic package analysis/design, and it has been widely adopted in the literature by [2,3,6,8-10]. Thus this research will not focus on the prediction of reliability of the package but will use parametric analysis technology to compare the impact of the strain and reliability characteristics on both the new and the conventional flip chip packages under same thermal loading condition. The results should be useful for the design of the new no-underfill flip chip package

Figure 1. Flip Chip BGA

Figure 2. Cross Section of Conventional Flip Chip BGA Package

**Flip Chip Test Structures for Validation**

In order to validate the finite element approach applied in this research, a conventional flip chip BGA package (Figure 1) is selected as a test vehicle in this study. The package is mounted on a multilayer FR-4 printed wiring board (PWB). On the BGA side, it contains seven rows of perimeter eutectic solder joints with 1.27mm ball pitch and 0.508mm standoff height. Center cross-sections of a conventional flip-chip BGA package are shown in Figure 2. The dimension of the package is 37 x 37mm square with a BT substrate thickness of 0.5mm; the package die size is 11x11 mm with a thickness of 0.5mm; and the standoff height of the eutectic solder joint of the flip chip is 0.131 mm with 0.2mm ball pitch. The elastic material properties of these components within the package are listed in Table I. It should be noted that the silicon die, BT, copper pad, solder mask, constraint layer and FR-4 materials within the package are assumed to be linearly elastic and temperature independent. However, the nonlinear thermo-plasticity models are applied for eutectic solder (40%Pb/60%Sn, Figure 3) and the underfill material (Figure 4) in the nonlinear finite element thermal stress/strain analysis.

Figure 3. Temperature Dependent Stress/Strain Curve of Eutectic Solder

Figure 4. Temperature Dependent Stress/Strain Curve of Underfill Material

Table I: Material Properties of Test Flip-Chip BGA

<table>
<thead>
<tr>
<th>Material</th>
<th>Young’s Modulus(Mpa)</th>
<th>Poisson Ratio</th>
<th>CTE(ppm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Silicon Chip</td>
<td>130,000</td>
<td>0.28</td>
<td>2.62</td>
</tr>
<tr>
<td>BT</td>
<td>19,000</td>
<td>0.2</td>
<td>15</td>
</tr>
<tr>
<td>Constraint Layer</td>
<td>130,000</td>
<td>0.28</td>
<td>2.62</td>
</tr>
<tr>
<td>Copper Pad</td>
<td>117,000</td>
<td>0.31</td>
<td>17</td>
</tr>
<tr>
<td>Solder Mask</td>
<td>3,448</td>
<td>0.35</td>
<td>30</td>
</tr>
<tr>
<td>FR-4</td>
<td>18,200</td>
<td>0.19</td>
<td>16</td>
</tr>
<tr>
<td>Solder(60Sn/40Pb)</td>
<td>Nonlinear</td>
<td>0.35</td>
<td>25</td>
</tr>
</tbody>
</table>

The packaging model was subjected to external thermal loading, dropping from an initial stress free condition, i.e. 125°C, to a room temperature 25°C. The V-field (vertical direction) and U-field (horizontal direction) displacement phase diagrams of laser moiré for these practices are shown in Figure 5, and the finite element simulation and experimental results are listed in Table II. It can be seen that the finite element approach demonstrates
promising results in comparison with the measurements. Therefore, the finite element approach used in this research can be considered as a reliable method for the subsequent new package design.

Figure 5. Conventional Flip Chip Laser Moiré Phase Diagram

<table>
<thead>
<tr>
<th>Test Model</th>
<th>Finite Element Results</th>
<th>Experiment Results</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>V-Field (? m)</td>
<td>U-Field (? m)</td>
</tr>
<tr>
<td>Flip Chip with Underfill</td>
<td>22.9</td>
<td>4.5</td>
</tr>
<tr>
<td></td>
<td>22.5</td>
<td>3.75</td>
</tr>
</tbody>
</table>

Table II: Simulation and Experimental Results

Figure 6. Flip Chip BGA Package with Constraint Layer

**Fatigue Life Prediction Model**

The fatigue life of a eutectic solder joint can be predicted using an empirical Coffin-Manson relationship [7-8,12-14]:

\[ N_f \sim \frac{1}{2} \frac{d^{(1/2)}}{D_f} \left( \frac{c}{C} \right) \]  

(1)

\[ N_f \sim 0.4405 (\varepsilon_{eq}^{pl})^{1.96} \]  

(2)

where \( N_f \) is the mean cycle to failure, \( \varepsilon_{eq}^{pl} \) is the equivalent plastic strain range in one cycle of thermal loading, \( D_f \) is the fatigue ductility coefficient, and \( c \) is the fatigue ductility exponent. This exponent is generally between -0.5 and -0.7, and in this study is assumed to be -0.51. Thus equation (1) can be re-written as equation (2). The accumulated effective plastic strain is defined by

\[ \varepsilon_{eq}^{pl} = \gamma \int_{0}^{\delta} \varepsilon_{eq}^{pl} \, d\delta \]  

(3)

\[ \varepsilon_{eq}^{pl} = \frac{1}{2} \frac{\sqrt{2}}{D_f} \left( \frac{c}{C} \right) \left( \frac{\varepsilon_{eq}^{pl}}{\varepsilon_{eq}^{pl}} \right)^{1.96} \]  

(4)

where \( \varepsilon_{eq}^{pl} \) represents accumulated effective plastic strain, \( i \) is the load step, \( \varepsilon_{eq}^{pl} \) is the normal component of plastic stress parallel to \( m \) axis and \( \varepsilon_{eq}^{pl} \) is the plastic shear component. Once the cyclic equivalent plastic strain range of the solder joint is obtained, the corresponding fatigue life can then be estimated.

**Parametric Study of New Flip Chip Package**

The objectives of this research were to address some of the reliability issues in flip chip packages by means of characterizing the plastic equivalent strain responses of flip chip package structures under various configurations. Parametric studies were performed to investigate the effects of die size, substrate size and its material properties, PWB size and its material properties and the size/material properties of the backside CTE constraint layer of the flip chip package. In the parametric study, the solder ball layout of the new flip chip die is a 3 by 3 area array peripheral type, and the other configurations of the package are shown in Figure 6. The thermal cycling temperature was from -55°C to 125°C with a one-hour thermal cycling rate. The key parameters investigated in this study include the width, thickness, CTE and Young's modulus effect of the die, substrate, PWB, buffer layer and the constraint layer of the packages.

**Constraint Layer Effects**

As shown in Figure 7, an increase of the width of the constraint layer from 10mm to 14.5 mm can significantly decrease the average equivalent plastic strain of the flip chip solder ball from 0.0367 to 0.0159. From equation (2), it is
easy to see that the reliability life of the solder ball will increase from 286 cycles to 1476 cycles. The constraint layer length of 14.5mm is selected as the maximum width that can be used for this particular package, and in this case all of the equivalent plastic strains occur at solder bump 1 (Fig. 6). The Young’s modulus effect of the constraint layer is shown in Figure 8, indicating that the effect of the Young’s modulus within the range of 120Gpa to 140Gpa on the equivalent strain is insignificant. Figure 9 shows the CTE effect of the constraint layer. It presents that the equivalent strain will increase as the CTE difference between the silicon die and the constraint layer increases. Furthermore, for the thickness effect of the constraint layer, Figure 10 indicates that with a constraint layer thickness of around 0.1mm there are the minimum equivalent plastic strain (1.02%) and the maximum reliability life (3330 cycles) for the new package.

**PWB Size and Material Properties Effects**

The design parameters considered in the PWB include material properties and geometrical configurations, such as the Young’s modulus, CTE and thickness. The results of equivalent plastic strain versus each design parameter are shown in Figures 15 to 17. The figures indicate that the equivalent plastic strain increases as the Young’s modulus, CTE and thickness increase.

**Substrate Size and Material Properties Effects**

The substrate design parameters include material properties and geometrical configurations such as the Young’s modulus, CTE, thickness and width. The equivalent plastic strain versus each design parameter is shown in Figures 11 to 14. The figures indicate that the equivalent plastic strain increases as the Young’s modulus, CTE, thickness and width increase. It is clear that an easier way to reduce the equivalent plastic strain of the solder bump is to use a thinner or a flexible/compliant substrate.
Analysis of Conventional Flip Chip Package

For comparison purpose, the thermal stress/strain behavior of a conventional flip chip package (with an underfill structure and without a constraint layer) is studied in this research, using the same structural configurations, such as die size, bump size/layout, and substrate size the same as Figure 6. The underfill material property is shown in Figure 4. A 2-D mesh for the finite element analysis is shown in Figure 18 and the fringe curve of the equivalent plastic strain at 125 °C is shown in Figure 19. From Figure 19 it can be seen that the maximum equivalent plastic strain is located in the right upper corner of the outermost solder bump. The equivalent plastic strain (e_p) under thermal cycling (-55°C to 125°C) for this particular solder bump is 0.00913, and the reliability life obtained from equation (2) is 4215 cycles. In the case of the conventional flip chip package without underfill structure, the equivalent plastic strain (e_p) increases to 0.0313 and the reliability life significantly decreases to 391 cycles. These results indicate that the underfill is a necessary structure to increase reliability life for the conventional flip chip package.

To conclude, a parametric study using finite element analysis has been performed over number of design parameters including the die size, substrate size and its material properties, PWB size and its material properties and the size/material properties of the backside CTE constrain layer of the flip chip package. The effects of each design parameter are shown in Table III, and it could be a guideline for the new flip chip package design.

Table III: Design Parameters vs. Reliability

<table>
<thead>
<tr>
<th>Constraint Layer Thickness</th>
<th>PWB Thickness Width</th>
<th>Substrate Thickness Width</th>
<th>Reliability Life</th>
</tr>
</thead>
<tbody>
<tr>
<td>Up</td>
<td>Up</td>
<td>Up</td>
<td>See Figure 10</td>
</tr>
<tr>
<td>Down</td>
<td>Down</td>
<td>Down</td>
<td>Down</td>
</tr>
</tbody>
</table>

Table:<br>

<table>
<thead>
<tr>
<th>Substrate E</th>
<th>PWB CTE</th>
<th>Constraint Layer CTE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Up</td>
<td>Up</td>
<td>Up</td>
</tr>
<tr>
<td>Down</td>
<td>Down</td>
<td>Down</td>
</tr>
</tbody>
</table>

Figure 12. Substrate CTE vs. equivalent Plastic Strain

Figure 13. Substrate Thickness vs. equivalent Plastic Strain

Figure 14. Substrate Width vs. equivalent Plastic Strain

Figure 15. Young’s Modulus of PWB vs. equivalent Plastic Strain
Conclusion

This research proposed a flip chip package using a CTE constraint layer mounted on the backside of a substrate to confine the thermal expansion of the organic substrate. Results indicated that this CTE constraint layer could reduce the thermal mismatch between silicon die and substrate, as well as enhance the reliability of the solder joint. The results show that this new flip chip package can achieve the same level of solder joint reliability as the conventional flip chip package using an underfill material. Compared to the conventional flip chip package, results indicate that the reliability life of both the conventional flip chip and the new flip chip package with a 0.1mm constraint layer both satisfy the life-cycle design specifications. Thus, the CTE constraint layer would be a feasible way to replace the underfill material such that better reworkability of the package can be attained.

Acknowledgments

The authors would like to thank the National Science Council for supporting this research (project NSC 90-2212-E-007-014).

References


Kuo-Ning Chiang, received the Ph.D. degree from Georgia Institute of Technology, Atlanta, in 1989. He has more than 11 years of research experience in analysis, design, and development of electromechanical systems and CAE applications. Between 1989 and 1993, he was a Senior Engineer with the R&D Division, MacNeal Swendler Corp. In 1993, he jointed the National Center for High-performance Computing (NCHC), Taiwan, R.O.C., as Division Head of R&D Division I. In August 1998, he became Associate professor of power mechanical engineering, National Tsing Hua University, Taiwan. He has been published more than 60 conference/technical reports/journal papers in the area of computational solid mechanics and electronic packaging. He was responsible for more than 20 electronic packaging/MEMS projects that related to the solder reflow, package simulation/design, sensor design and reliability analysis of electronic/MEMS devices. Currently, Dr. Chiang hold 3 US and 4 Taiwan Electronic Packaging Device Patents, and he has 6 US and 9 Taiwan Electronic Packaging/Optical Device patents pending.

Zheng-Nan Liu, Ji-Tang Peng are the graduate assistant in Power Mechanical Engineering at National Tsing Hua University, HsinChu, Taiwan, R.O.C.